Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h6702 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h6461 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h13373 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4987 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h4988 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6922 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX … macro