Home
last modified time | relevance | path

Searched refs:regMPCC3_MPCC_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h6555 #define regMPCC3_MPCC_CONTROL macro
H A Ddcn_3_1_5_offset.h6314 #define regMPCC3_MPCC_CONTROL macro
H A Ddcn_3_1_4_offset.h13320 #define regMPCC3_MPCC_CONTROL macro
H A Ddcn_3_2_1_offset.h4862 #define regMPCC3_MPCC_CONTROL macro
H A Ddcn_3_2_0_offset.h4863 #define regMPCC3_MPCC_CONTROL macro
H A Ddcn_3_1_6_offset.h6775 #define regMPCC3_MPCC_CONTROL macro