Home
last modified time | relevance | path

Searched refs:regMPCC2_MPCC_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h6523 #define regMPCC2_MPCC_CONTROL macro
H A Ddcn_3_1_5_offset.h6282 #define regMPCC2_MPCC_CONTROL macro
H A Ddcn_3_1_4_offset.h13288 #define regMPCC2_MPCC_CONTROL macro
H A Ddcn_3_2_1_offset.h4828 #define regMPCC2_MPCC_CONTROL macro
H A Ddcn_3_2_0_offset.h4829 #define regMPCC2_MPCC_CONTROL macro
H A Ddcn_3_1_6_offset.h6743 #define regMPCC2_MPCC_CONTROL macro