Home
last modified time | relevance | path

Searched refs:regMPCC1_MPCC_SM_CONTROL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h6494 #define regMPCC1_MPCC_SM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h6253 #define regMPCC1_MPCC_SM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h13259 #define regMPCC1_MPCC_SM_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4797 #define regMPCC1_MPCC_SM_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h4798 #define regMPCC1_MPCC_SM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6714 #define regMPCC1_MPCC_SM_CONTROL_BASE_IDX … macro