Home
last modified time | relevance | path

Searched refs:regMPCC1_MPCC_MEM_PWR_CTRL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h6509 #define regMPCC1_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h4814 #define regMPCC1_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h6268 #define regMPCC1_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h13274 #define regMPCC1_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_2_0_offset.h4815 #define regMPCC1_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h6729 #define regMPCC1_MPCC_MEM_PWR_CTRL … macro