Home
last modified time | relevance | path

Searched refs:regMCIF_WB_BUFMGR_SW_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h1413 #define regMCIF_WB_BUFMGR_SW_CONTROL … macro
H A Ddcn_3_2_1_offset.h1054 #define regMCIF_WB_BUFMGR_SW_CONTROL … macro
H A Ddcn_3_1_5_offset.h1176 #define regMCIF_WB_BUFMGR_SW_CONTROL … macro
H A Ddcn_3_1_4_offset.h2332 #define regMCIF_WB_BUFMGR_SW_CONTROL … macro
H A Ddcn_3_2_0_offset.h1054 #define regMCIF_WB_BUFMGR_SW_CONTROL … macro
H A Ddcn_3_1_6_offset.h1629 #define regMCIF_WB_BUFMGR_SW_CONTROL … macro