Home
last modified time | relevance | path

Searched refs:regDWB_OGAM_RAMA_START_SLOPE_CNTL_G (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h1193 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G macro
H A Ddcn_3_1_5_offset.h896 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G macro
H A Ddcn_3_1_4_offset.h12230 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G macro
H A Ddcn_3_2_1_offset.h804 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G macro
H A Ddcn_3_2_0_offset.h804 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G macro
H A Ddcn_3_1_6_offset.h1397 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G macro