Home
last modified time | relevance | path

Searched refs:regDWB_MEM_PWR_CTRL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h1099 #define regDWB_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h712 #define regDWB_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h802 #define regDWB_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h12114 #define regDWB_MEM_PWR_CTRL … macro
H A Ddcn_3_2_0_offset.h712 #define regDWB_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h1303 #define regDWB_MEM_PWR_CTRL … macro