Home
last modified time | relevance | path

Searched refs:regDSC_TOP0_DSC_TOP_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12573 #define regDSC_TOP0_DSC_TOP_CONTROL … macro
H A Ddcn_3_1_5_offset.h12438 #define regDSC_TOP0_DSC_TOP_CONTROL … macro
H A Ddcn_3_1_4_offset.h11584 #define regDSC_TOP0_DSC_TOP_CONTROL … macro
H A Ddcn_3_2_1_offset.h11804 #define regDSC_TOP0_DSC_TOP_CONTROL … macro
H A Ddcn_3_2_0_offset.h11795 #define regDSC_TOP0_DSC_TOP_CONTROL … macro
H A Ddcn_3_1_6_offset.h13169 #define regDSC_TOP0_DSC_TOP_CONTROL … macro