Home
last modified time | relevance | path

Searched refs:regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h5906 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h5665 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6819 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4513 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h4514 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6126 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro