Home
last modified time | relevance | path

Searched refs:regDSCL1_OTG_V_BLANK_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h4502 #define regDSCL1_OTG_V_BLANK_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4261 #define regDSCL1_OTG_V_BLANK_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h5415 #define regDSCL1_OTG_V_BLANK_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3721 #define regDSCL1_OTG_V_BLANK_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3722 #define regDSCL1_OTG_V_BLANK_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4722 #define regDSCL1_OTG_V_BLANK_BASE_IDX … macro