Home
last modified time | relevance | path

Searched refs:regDSCL1_DSCL_MEM_PWR_CTRL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h4515 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h4274 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h5428 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h3734 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_2_0_offset.h3735 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h4735 #define regDSCL1_DSCL_MEM_PWR_CTRL … macro