Home
last modified time | relevance | path

Searched refs:regDSCL0_SCL_COEF_RAM_TAP_DATA (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h3765 #define regDSCL0_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_1_5_offset.h3524 #define regDSCL0_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_1_4_offset.h4678 #define regDSCL0_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_2_1_offset.h3290 #define regDSCL0_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_2_0_offset.h3291 #define regDSCL0_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_1_6_offset.h3985 #define regDSCL0_SCL_COEF_RAM_TAP_DATA … macro