Home
last modified time | relevance | path

Searched refs:regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h3830 #define regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h3589 #define regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h4743 #define regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3355 #define regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3356 #define regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4050 #define regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX … macro