Home
last modified time | relevance | path

Searched refs:regDSCL0_OBUF_MEM_PWR_CTRL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h3829 #define regDSCL0_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h3588 #define regDSCL0_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h4742 #define regDSCL0_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h3354 #define regDSCL0_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_2_0_offset.h3355 #define regDSCL0_OBUF_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h4049 #define regDSCL0_OBUF_MEM_PWR_CTRL … macro