Home
last modified time | relevance | path

Searched refs:regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h3826 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h3585 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h4739 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3351 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3352 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4046 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro