Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_MEM_POWER_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12789 #define regDSCC2_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_5_offset.h12654 #define regDSCC2_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_4_offset.h11918 #define regDSCC2_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_1_offset.h11974 #define regDSCC2_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_0_offset.h11965 #define regDSCC2_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_6_offset.h13385 #define regDSCC2_DSCC_MEM_POWER_CONTROL … macro