Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12652 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12517 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11781 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11861 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h11852 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13248 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro