Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_MEM_POWER_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12657 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_5_offset.h12522 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_4_offset.h11786 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_1_offset.h11866 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_2_0_offset.h11857 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro
H A Ddcn_3_1_6_offset.h13253 #define regDSCC1_DSCC_MEM_POWER_CONTROL … macro