Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_PPS_CONFIG15 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12509 #define regDSCC0_DSCC_PPS_CONFIG15 … macro
H A Ddcn_3_1_5_offset.h12374 #define regDSCC0_DSCC_PPS_CONFIG15 … macro
H A Ddcn_3_1_4_offset.h11638 #define regDSCC0_DSCC_PPS_CONFIG15 … macro
H A Ddcn_3_2_1_offset.h11742 #define regDSCC0_DSCC_PPS_CONFIG15 … macro
H A Ddcn_3_2_0_offset.h11733 #define regDSCC0_DSCC_PPS_CONFIG15 … macro
H A Ddcn_3_1_6_offset.h13105 #define regDSCC0_DSCC_PPS_CONFIG15 … macro