Home
last modified time | relevance | path

Searched refs:regDP3_DP_MSA_TIMING_PARAM1 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h10633 #define regDP3_DP_MSA_TIMING_PARAM1 macro
H A Ddcn_3_1_5_offset.h10388 #define regDP3_DP_MSA_TIMING_PARAM1 macro
H A Ddcn_3_1_4_offset.h10470 #define regDP3_DP_MSA_TIMING_PARAM1 macro
H A Ddcn_3_2_1_offset.h9772 #define regDP3_DP_MSA_TIMING_PARAM1 macro
H A Ddcn_3_2_0_offset.h9773 #define regDP3_DP_MSA_TIMING_PARAM1 macro
H A Ddcn_3_1_6_offset.h10857 #define regDP3_DP_MSA_TIMING_PARAM1 macro