Home
last modified time | relevance | path

Searched refs:regDP0_DP_DPHY_HBR2_PATTERN_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h9821 #define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL macro
H A Ddcn_3_1_5_offset.h9576 #define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL macro
H A Ddcn_3_1_4_offset.h9398 #define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL macro
H A Ddcn_3_2_1_offset.h8922 #define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL macro
H A Ddcn_3_2_0_offset.h8923 #define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL macro
H A Ddcn_3_1_6_offset.h10045 #define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL macro