Home
last modified time | relevance | path

Searched refs:regDP0_DP_DPHY_BS_SR_SWAP_CNTL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h9819 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_1_5_offset.h9574 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_1_4_offset.h9396 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_2_1_offset.h8920 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_2_0_offset.h8921 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro
H A Ddcn_3_1_6_offset.h10043 #define regDP0_DP_DPHY_BS_SR_SWAP_CNTL … macro