Home
last modified time | relevance | path

Searched refs:regDME5_DME_MEMORY_CONTROL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12954 #define regDME5_DME_MEMORY_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12817 #define regDME5_DME_MEMORY_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h12423 #define regDME5_DME_MEMORY_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h12201 #define regDME5_DME_MEMORY_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h12192 #define regDME5_DME_MEMORY_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13550 #define regDME5_DME_MEMORY_CONTROL_BASE_IDX … macro