Home
last modified time | relevance | path

Searched refs:regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h596 #define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX macro
H A Ddcn_3_1_5_offset.h371 #define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX macro
H A Ddcn_3_1_4_offset.h1907 #define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX macro
H A Ddcn_3_1_6_offset.h800 #define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX macro