Home
last modified time | relevance | path

Searched refs:regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h10240 #define regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h9995 #define regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h9635 #define regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h9365 #define regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h9366 #define regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h10464 #define regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX … macro