Home
last modified time | relevance | path

Searched refs:regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h276 #define regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h63 #define regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h1362 #define regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h65 #define regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h65 #define regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h472 #define regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX … macro