Home
last modified time | relevance | path

Searched refs:regCNVC_CFG2_PRE_CSC_C31_C32 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h5109 #define regCNVC_CFG2_PRE_CSC_C31_C32 … macro
H A Ddcn_3_1_5_offset.h4868 #define regCNVC_CFG2_PRE_CSC_C31_C32 … macro
H A Ddcn_3_1_4_offset.h6022 #define regCNVC_CFG2_PRE_CSC_C31_C32 … macro
H A Ddcn_3_2_1_offset.h4022 #define regCNVC_CFG2_PRE_CSC_C31_C32 … macro
H A Ddcn_3_2_0_offset.h4023 #define regCNVC_CFG2_PRE_CSC_C31_C32 … macro
H A Ddcn_3_1_6_offset.h5329 #define regCNVC_CFG2_PRE_CSC_C31_C32 … macro