Home
last modified time | relevance | path

Searched refs:regCM2_CM_POST_CSC_C31_C32_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h5232 #define regCM2_CM_POST_CSC_C31_C32_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4991 #define regCM2_CM_POST_CSC_C31_C32_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6145 #define regCM2_CM_POST_CSC_C31_C32_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4145 #define regCM2_CM_POST_CSC_C31_C32_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h4146 #define regCM2_CM_POST_CSC_C31_C32_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h5452 #define regCM2_CM_POST_CSC_C31_C32_BASE_IDX … macro