Home
last modified time | relevance | path

Searched refs:regCM1_CM_POST_CSC_C13_C14_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h4534 #define regCM1_CM_POST_CSC_C13_C14_BASE_IDX macro
H A Ddcn_3_1_5_offset.h4293 #define regCM1_CM_POST_CSC_C13_C14_BASE_IDX macro
H A Ddcn_3_1_4_offset.h5447 #define regCM1_CM_POST_CSC_C13_C14_BASE_IDX macro
H A Ddcn_3_2_1_offset.h3753 #define regCM1_CM_POST_CSC_C13_C14_BASE_IDX macro
H A Ddcn_3_2_0_offset.h3754 #define regCM1_CM_POST_CSC_C13_C14_BASE_IDX macro
H A Ddcn_3_1_6_offset.h4754 #define regCM1_CM_POST_CSC_C13_C14_BASE_IDX macro