Home
last modified time | relevance | path

Searched refs:regCM0_CM_MEM_PWR_CTRL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h4192 #define regCM0_CM_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h3951 #define regCM0_CM_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h5105 #define regCM0_CM_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3569 #define regCM0_CM_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h3570 #define regCM0_CM_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4412 #define regCM0_CM_MEM_PWR_CTRL_BASE_IDX … macro