Home
last modified time | relevance | path

Searched refs:regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h1660 #define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX macro
H A Ddcn_3_1_5_offset.h1417 #define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX macro
H A Ddcn_3_1_4_offset.h2745 #define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX macro
H A Ddcn_3_2_1_offset.h1281 #define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX macro
H A Ddcn_3_2_0_offset.h1281 #define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX macro
H A Ddcn_3_1_6_offset.h1876 #define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX macro