Home
last modified time | relevance | path

Searched refs:regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_8_0_offset.h2563 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX … macro
H A Dmmhub_1_7_offset.h4359 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h6625 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX … macro
H A Dgc_9_4_3_offset.h1465 #define regATC_L2_CACHE_32K_DSM_CNTL_BASE_IDX … macro