Home
last modified time | relevance | path

Searched refs:regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12926 #define regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX macro
H A Ddcn_3_1_5_offset.h12791 #define regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX macro
H A Ddcn_3_1_4_offset.h14583 #define regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX macro
H A Ddcn_3_2_1_offset.h12173 #define regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX macro
H A Ddcn_3_2_0_offset.h12164 #define regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX macro
H A Ddcn_3_1_6_offset.h13522 #define regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX macro