Home
last modified time | relevance | path

Searched refs:regAFMT5_AFMT_MEM_PWR_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12946 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12809 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14603 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h12193 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h12184 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13542 #define regAFMT5_AFMT_MEM_PWR_BASE_IDX … macro