Home
last modified time | relevance | path

Searched refs:regAFMT5_AFMT_MEM_PWR (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12945 #define regAFMT5_AFMT_MEM_PWR macro
H A Ddcn_3_1_5_offset.h12808 #define regAFMT5_AFMT_MEM_PWR macro
H A Ddcn_3_1_4_offset.h14602 #define regAFMT5_AFMT_MEM_PWR macro
H A Ddcn_3_2_1_offset.h12192 #define regAFMT5_AFMT_MEM_PWR macro
H A Ddcn_3_2_0_offset.h12183 #define regAFMT5_AFMT_MEM_PWR macro
H A Ddcn_3_1_6_offset.h13541 #define regAFMT5_AFMT_MEM_PWR macro