Home
last modified time | relevance | path

Searched refs:regAFMT0_AFMT_MEM_PWR_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h11096 #define regAFMT0_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h10849 #define regAFMT0_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h9173 #define regAFMT0_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h10257 #define regAFMT0_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h10258 #define regAFMT0_AFMT_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h11320 #define regAFMT0_AFMT_MEM_PWR_BASE_IDX … macro