Home
last modified time | relevance | path

Searched refs:regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h7936 #define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h7699 #define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14817 #define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h7085 #define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h7086 #define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h8160 #define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX … macro