Home
last modified time | relevance | path

Searched refs:regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h7810 #define regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h7573 #define regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14691 #define regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h6959 #define regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h6960 #define regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h8034 #define regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX … macro