Home
last modified time | relevance | path

Searched refs:ptw (Results 1 – 6 of 6) sorted by relevance

/openbmc/qemu/target/arm/
H A Dptw.c542 ptw->out_virt = addr; in S1_ptw_translate()
745 fi->s1ns = fault_s1ns(ptw->in_space, ptw->in_ptw_idx); in arm_casq_ptw()
754 if (ptw->out_be) { in arm_casq_ptw()
779 if (ptw->out_be) { in arm_casq_ptw()
3193 ptw->in_s1_is_el0 = ptw->in_mmu_idx == ARMMMUIdx_Stage1_E0; in get_phys_addr_twostage()
3196 ptw->in_ptw_idx = ptw_idx_for_stage_2(env, ptw->in_mmu_idx); in get_phys_addr_twostage()
3306 ptw->in_ptw_idx = (ptw->in_space == ARMSS_Secure) ? in get_phys_addr_nogpc()
3344 ptw->in_ptw_idx = arm_space_to_phys(ptw->in_space); in get_phys_addr_nogpc()
3433 S1Translate ptw = { in get_phys_addr_with_space_nogpc() local
3444 S1Translate ptw = { in get_phys_addr() local
[all …]
H A Dmeson.build26 'ptw.c',
/openbmc/linux/Documentation/devicetree/bindings/iommu/
H A Darm,smmu.yaml283 the smmu ptw
308 - description: bus clock required for the smmu ptw
325 the smmu ptw
352 - description: bus clock required for the smmu ptw
372 the smmu ptw
426 the smmu ptw
/openbmc/qemu/target/mips/tcg/sysemu/
H A Dtlb_helper.c698 int ptw = (env->CP0_PWSize >> CP0PS_PTW) & 0x3F; in page_table_walk_refill() local
728 int ptindex = (address >> pf_ptw) & ((1 << ptw) - 1); in page_table_walk_refill()
/openbmc/linux/arch/x86/events/intel/
H A Dpt.c113 PMU_FORMAT_ATTR(ptw, "config:12" );
/openbmc/linux/tools/perf/Documentation/
H A Dperf-intel-pt.txt470 ptw Enable PTWRITE packets which are produced when a ptwrite instruction
955 recorded only if the "ptw" config term was used. Refer to the config terms