Searched refs:priority_mask (Results 1 – 5 of 5) sorted by relevance
| /openbmc/qemu/hw/intc/ |
| H A D | arm_gic_common.c | 91 VMSTATE_UINT16_SUB_ARRAY(priority_mask, GICState, GIC_NCPU, GIC_NCPU), 116 VMSTATE_UINT16_SUB_ARRAY(priority_mask, GICState, 0, GIC_NCPU), 245 s->priority_mask[i] = 0xf0; in arm_gic_common_reset_irq_state() 247 s->priority_mask[i] = resetprio; in arm_gic_common_reset_irq_state()
|
| H A D | arm_gic_kvm.c | 370 reg = (s->priority_mask[cpu] & 0xff); in kvm_arm_gic_put() 458 s->priority_mask[cpu] = (reg & 0xff); in kvm_arm_gic_get()
|
| H A D | arm_gic.c | 194 s->priority_mask[cpu_iface], in gic_update_internal() 200 if (best_prio < s->priority_mask[cpu_iface]) { in gic_update_internal() 701 if (s->priority_mask[cpu] & 0x80) { in gic_set_priority_mask() 709 s->priority_mask[cpu] = pmask & gic_fullprio_mask(s, cpu); in gic_set_priority_mask() 714 uint32_t pmask = s->priority_mask[cpu]; in gic_get_priority_mask() 1934 extract32(s->priority_mask[vcpu], 3, 5)); in gic_hyp_read()
|
| H A D | trace-events | 101 gic_update_bestirq(const char *s, int cpu, int irq, int prio, int priority_mask, int running_priori…
|
| /openbmc/qemu/include/hw/intc/ |
| H A D | arm_gic_common.h | 99 uint16_t priority_mask[GIC_NCPU_VCPU]; member
|