Home
last modified time | relevance | path

Searched refs:ppll_ref_div (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/drivers/video/
H A Dati_radeon_fb.c214 if ((mode->ppll_ref_div == (INPLL(PPLL_REF_DIV) & PPLL_REF_DIV_MASK)) && in radeon_write_pll_regs()
249 if (mode->ppll_ref_div & R300_PPLL_REF_DIV_ACC_MASK) { in radeon_write_pll_regs()
253 OUTPLLP(PPLL_REF_DIV, mode->ppll_ref_div, 0); in radeon_write_pll_regs()
257 (mode->ppll_ref_div << R300_PPLL_REF_DIV_ACC_SHIFT), in radeon_write_pll_regs()
261 OUTPLLP(PPLL_REF_DIV, mode->ppll_ref_div, ~PPLL_REF_DIV_MASK); in radeon_write_pll_regs()
342 mode->ppll_ref_div = 0xc; in radeon_setmode()
529 mode->ppll_ref_div = 0xc; in radeon_setmode_9200()
H A Dati_radeon_fb.h228 u32 ppll_ref_div; member
/openbmc/linux/drivers/video/fbdev/aty/
H A Dradeon_base.c1343 save->ppll_ref_div = INPLL(PPLL_REF_DIV); in radeon_save_state()
1362 if ((mode->ppll_ref_div == (INPLL(PPLL_REF_DIV) & PPLL_REF_DIV_MASK)) && in radeon_write_pll_regs()
1397 if (mode->ppll_ref_div & R300_PPLL_REF_DIV_ACC_MASK) { in radeon_write_pll_regs()
1401 OUTPLLP(PPLL_REF_DIV, mode->ppll_ref_div, 0); in radeon_write_pll_regs()
1405 (mode->ppll_ref_div << R300_PPLL_REF_DIV_ACC_SHIFT), in radeon_write_pll_regs()
1409 OUTPLLP(PPLL_REF_DIV, mode->ppll_ref_div, ~PPLL_REF_DIV_MASK); in radeon_write_pll_regs()
1630 regs->ppll_ref_div = rinfo->pll.ref_div; in radeon_calc_pll_regs()
1701 newmode->ppll_ref_div = rinfo->panel_info.ref_divider; in radeonfb_set_par()
H A Dradeonfb.h237 u32 ppll_ref_div; member
/openbmc/linux/drivers/gpu/drm/radeon/
H A Dradeon_legacy_tv.c873 uint32_t *htotal_cntl, uint32_t *ppll_ref_div, in radeon_legacy_tv_adjust_pll1() argument
885 *ppll_ref_div = const_ptr->crtcPLL_M; in radeon_legacy_tv_adjust_pll1()
H A Dradeon_mode.h926 uint32_t *htotal_cntl, uint32_t *ppll_ref_div,