Home
last modified time | relevance | path

Searched refs:post_divr_freq (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/drivers/clk/sifive/
H A Dwrpll-cln28hpc.c94 if (post_divr_freq < MIN_POST_DIVR_FREQ || in __wrpll_calc_filter_range()
95 post_divr_freq > MAX_POST_DIVR_FREQ) { in __wrpll_calc_filter_range()
97 __func__, post_divr_freq); in __wrpll_calc_filter_range()
101 if (post_divr_freq < 11000000) in __wrpll_calc_filter_range()
103 else if (post_divr_freq < 18000000) in __wrpll_calc_filter_range()
105 else if (post_divr_freq < 30000000) in __wrpll_calc_filter_range()
107 else if (post_divr_freq < 50000000) in __wrpll_calc_filter_range()
109 else if (post_divr_freq < 80000000) in __wrpll_calc_filter_range()
111 else if (post_divr_freq < 130000000) in __wrpll_calc_filter_range()
246 u32 best_f, f, post_divr_freq, fbcfg; in analogbits_wrpll_configure_for_rate() local
[all …]
/openbmc/linux/drivers/clk/analogbits/
H A Dwrpll-cln28hpc.c83 static int __wrpll_calc_filter_range(unsigned long post_divr_freq) in __wrpll_calc_filter_range() argument
85 if (post_divr_freq < MIN_POST_DIVR_FREQ || in __wrpll_calc_filter_range()
86 post_divr_freq > MAX_POST_DIVR_FREQ) { in __wrpll_calc_filter_range()
88 __func__, post_divr_freq); in __wrpll_calc_filter_range()
92 switch (post_divr_freq) { in __wrpll_calc_filter_range()
230 u32 best_f, f, post_divr_freq; in wrpll_configure_for_rate() local
281 post_divr_freq = div_u64(parent_rate, r); in wrpll_configure_for_rate()
282 vco_pre = fbdiv * post_divr_freq; in wrpll_configure_for_rate()
305 post_divr_freq = div_u64(parent_rate, best_r); in wrpll_configure_for_rate()
308 range = __wrpll_calc_filter_range(post_divr_freq); in wrpll_configure_for_rate()