Home
last modified time | relevance | path

Searched refs:pll_out_div (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy_10nm.c65 u8 pll_out_div; member
491 cached->pll_out_div = dsi_phy_read(pll_10nm->phy->pll_base + in dsi_10nm_pll_save_state()
493 cached->pll_out_div &= 0x3; in dsi_10nm_pll_save_state()
503 pll_10nm->phy->id, cached->pll_out_div, cached->bit_clk_div, in dsi_10nm_pll_save_state()
517 val |= cached->pll_out_div; in dsi_10nm_pll_restore_state()
588 struct clk_hw *hw, *pll_out_div, *pll_bit, *pll_by_2_bit; in pll_10nm_register() local
608 if (IS_ERR(pll_out_div)) { in pll_10nm_register()
609 ret = PTR_ERR(pll_out_div); in pll_10nm_register()
617 pll_out_div, CLK_SET_RATE_PARENT, in pll_10nm_register()
649 clk_name, pll_out_div, 0, 1, 4); in pll_10nm_register()
[all …]
H A Ddsi_phy_7nm.c72 u8 pll_out_div; member
550 cached->pll_out_div = dsi_phy_read(pll_7nm->phy->pll_base + in dsi_7nm_pll_save_state()
552 cached->pll_out_div &= 0x3; in dsi_7nm_pll_save_state()
562 pll_7nm->phy->id, cached->pll_out_div, cached->bit_clk_div, in dsi_7nm_pll_save_state()
576 val |= cached->pll_out_div; in dsi_7nm_pll_restore_state()
647 struct clk_hw *hw, *pll_out_div, *pll_bit, *pll_by_2_bit; in pll_7nm_register() local
667 if (IS_ERR(pll_out_div)) { in pll_7nm_register()
668 ret = PTR_ERR(pll_out_div); in pll_7nm_register()
676 pll_out_div, CLK_SET_RATE_PARENT, in pll_7nm_register()
710 dev, clk_name, pll_out_div, 0, 2, 7); in pll_7nm_register()
[all …]