Home
last modified time | relevance | path

Searched refs:pll_cfg0 (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/arm/mach-imx/imx8m/
H A Dclock.c20 u32 pll_cfg0, pll_cfg1, pllout; in decode_frac_pll() local
27 pll_cfg0 = readl(&ana_pll->arm_pll_cfg0); in decode_frac_pll()
41 if (pll_cfg0 & FRAC_PLL_PD_MASK) in decode_frac_pll()
45 if ((pll_cfg0 & FRAC_PLL_CLKE_MASK) == 0) in decode_frac_pll()
59 if (pll_cfg0 & FRAC_PLL_BYPASS_MASK) in decode_frac_pll()
80 u32 pll_cfg0, pll_cfg1, pll_cfg2; in decode_sscg_pll() local
198 if (pll_cfg0 & SSCG_PLL_PD_MASK) in decode_sscg_pll()
202 if ((pll_cfg0 & pll_clke) == 0) in decode_sscg_pll()
659 pll_cfg0 = &ana_pll->arm_pll_cfg0; in frac_pll_init()
680 val_cfg0 = readl(pll_cfg0); in frac_pll_init()
[all …]