Home
last modified time | relevance | path

Searched refs:pin_mask (Results 1 – 16 of 16) sorted by relevance

/openbmc/linux/arch/powerpc/sysdev/
H A Dcpm_common.c120 u32 pin_mask; in cpm2_gpio32_get() local
122 pin_mask = 1 << (31 - gpio); in cpm2_gpio32_get()
124 return !!(in_be32(&iop->dat) & pin_mask); in cpm2_gpio32_get()
127 static void __cpm2_gpio32_set(struct of_mm_gpio_chip *mm_gc, u32 pin_mask, in __cpm2_gpio32_set() argument
134 cpm2_gc->cpdata |= pin_mask; in __cpm2_gpio32_set()
136 cpm2_gc->cpdata &= ~pin_mask; in __cpm2_gpio32_set()
146 u32 pin_mask = 1 << (31 - gpio); in cpm2_gpio32_set() local
150 __cpm2_gpio32_set(mm_gc, pin_mask, value); in cpm2_gpio32_set()
161 u32 pin_mask = 1 << (31 - gpio); in cpm2_gpio32_dir_out() local
165 setbits32(&iop->dir, pin_mask); in cpm2_gpio32_dir_out()
[all …]
/openbmc/linux/arch/powerpc/platforms/8xx/
H A Dcpm1.c401 u16 pin_mask; in cpm1_gpio16_get() local
403 pin_mask = 1 << (15 - gpio); in cpm1_gpio16_get()
405 return !!(in_be16(&iop->dat) & pin_mask); in cpm1_gpio16_get()
408 static void __cpm1_gpio16_set(struct of_mm_gpio_chip *mm_gc, u16 pin_mask, in __cpm1_gpio16_set() argument
415 cpm1_gc->cpdata |= pin_mask; in __cpm1_gpio16_set()
417 cpm1_gc->cpdata &= ~pin_mask; in __cpm1_gpio16_set()
427 u16 pin_mask = 1 << (15 - gpio); in cpm1_gpio16_set() local
431 __cpm1_gpio16_set(mm_gc, pin_mask, value); in cpm1_gpio16_set()
450 u16 pin_mask = 1 << (15 - gpio); in cpm1_gpio16_dir_out() local
454 setbits16(&iop->dir, pin_mask); in cpm1_gpio16_dir_out()
[all …]
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_hotplug_irq.c342 u32 *pin_mask, u32 *long_mask, in intel_get_hpd_pins() argument
349 BUILD_BUG_ON(BITS_PER_TYPE(*pin_mask) < HPD_NUM_PINS); in intel_get_hpd_pins()
355 *pin_mask |= BIT(pin); in intel_get_hpd_pins()
363 hotplug_trigger, dig_hotplug_reg, *pin_mask, *long_mask); in intel_get_hpd_pins()
455 u32 pin_mask = 0, long_mask = 0; in i9xx_hpd_irq_handler() local
465 intel_get_hpd_pins(dev_priv, &pin_mask, &long_mask, in i9xx_hpd_irq_handler()
470 intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); in i9xx_hpd_irq_handler()
481 u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0; in ibx_hpd_irq_handler() local
502 intel_get_hpd_pins(dev_priv, &pin_mask, &long_mask, in ibx_hpd_irq_handler()
507 intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); in ibx_hpd_irq_handler()
[all …]
H A Dintel_hotplug.h22 u32 pin_mask, u32 long_mask);
H A Dintel_tc.c282 u32 pin_mask; in intel_tc_port_get_pin_assignment_mask() local
284 pin_mask = intel_de_read(i915, PORT_TX_DFLEXPA1(tc->phy_fia)); in intel_tc_port_get_pin_assignment_mask()
286 drm_WARN_ON(&i915->drm, pin_mask == 0xffffffff); in intel_tc_port_get_pin_assignment_mask()
289 return (pin_mask & DP_PIN_ASSIGNMENT_MASK(tc->phy_fia_idx)) >> in intel_tc_port_get_pin_assignment_mask()
297 u32 pin_mask; in mtl_tc_port_get_pin_assignment_mask() local
300 pin_mask = intel_tc_port_get_pin_assignment_mask(dig_port); in mtl_tc_port_get_pin_assignment_mask()
302 switch (pin_mask) { in mtl_tc_port_get_pin_assignment_mask()
304 MISSING_CASE(pin_mask); in mtl_tc_port_get_pin_assignment_mask()
H A Dintel_hotplug.c487 u32 pin_mask, u32 long_mask) in intel_hpd_irq_handler() argument
496 if (!pin_mask) in intel_hpd_irq_handler()
512 if (!(BIT(pin) & pin_mask)) in intel_hpd_irq_handler()
539 if (!(BIT(pin) & pin_mask)) in intel_hpd_irq_handler()
/openbmc/linux/drivers/gpio/
H A Dgpio-mxs.c67 u32 pin_mask = 1 << d->hwirq; in mxs_gpio_set_irq_type() local
78 port->both_edges &= ~pin_mask; in mxs_gpio_set_irq_type()
81 val = readl(port->base + PINCTRL_DIN(port)) & pin_mask; in mxs_gpio_set_irq_type()
86 port->both_edges |= pin_mask; in mxs_gpio_set_irq_type()
107 writel(pin_mask, pin_addr + MXS_SET); in mxs_gpio_set_irq_type()
108 writel(pin_mask, port->base + PINCTRL_IRQEN(port) + MXS_SET); in mxs_gpio_set_irq_type()
110 writel(pin_mask, pin_addr + MXS_CLR); in mxs_gpio_set_irq_type()
111 writel(pin_mask, port->base + PINCTRL_PIN2IRQ(port) + MXS_SET); in mxs_gpio_set_irq_type()
117 writel(pin_mask, pin_addr + MXS_SET); in mxs_gpio_set_irq_type()
119 writel(pin_mask, pin_addr + MXS_CLR); in mxs_gpio_set_irq_type()
[all …]
H A Dgpio-aspeed-sgpio.c28 const u32 pin_mask; member
483 .pin_mask = GENMASK(9, 6),
525 .pin_mask = GENMASK(10, 6),
539 u32 nr_gpios, sgpio_freq, sgpio_clk_div, gpio_cnt_regval, pin_mask; in aspeed_sgpio_probe() local
559 pin_mask = pdata->pin_mask; in aspeed_sgpio_probe()
602 gpio_cnt_regval = ((nr_gpios / 8) << ASPEED_SGPIO_PINS_SHIFT) & pin_mask; in aspeed_sgpio_probe()
H A Dgpio-tegra.c215 u32 pin_mask = BIT(GPIO_BIT(offset)); in tegra_gpio_get_direction() local
219 if (!(cnf & pin_mask)) in tegra_gpio_get_direction()
224 if (oe & pin_mask) in tegra_gpio_get_direction()
/openbmc/linux/drivers/soc/fsl/qe/
H A Dqe_io.c122 u32 pin_mask, tmp_val; in par_io_data_set() local
129 pin_mask = (u32) (1 << (QE_PIO_PINS - 1 - pin)); in par_io_data_set()
134 iowrite32be(~pin_mask & tmp_val, &par_io[port].cpdata); in par_io_data_set()
136 iowrite32be(pin_mask | tmp_val, &par_io[port].cpdata); in par_io_data_set()
H A Dgpio.c55 u32 pin_mask = 1 << (QE_PIO_PINS - 1 - gpio); in qe_gpio_get() local
57 return !!(ioread32be(&regs->cpdata) & pin_mask); in qe_gpio_get()
66 u32 pin_mask = 1 << (QE_PIO_PINS - 1 - gpio); in qe_gpio_set() local
71 qe_gc->cpdata |= pin_mask; in qe_gpio_set()
73 qe_gc->cpdata &= ~pin_mask; in qe_gpio_set()
/openbmc/linux/drivers/gpu/drm/nouveau/dispnv04/
H A Dtvnv17.c131 get_tv_detect_quirks(struct drm_device *dev, uint32_t *pin_mask) in get_tv_detect_quirks() argument
137 *pin_mask = device->quirk->tv_pin_mask; in get_tv_detect_quirks()
152 bool reliable = get_tv_detect_quirks(dev, &tv_enc->pin_mask); in nv17_tv_detect()
160 tv_enc->pin_mask = in nv17_tv_detect()
163 tv_enc->pin_mask = in nv17_tv_detect()
167 switch (tv_enc->pin_mask) { in nv17_tv_detect()
811 tv_enc->pin_mask = 0; in nv17_tv_create()
H A Dtvnv17.h83 uint32_t pin_mask; member
H A Dtvmodesnv17.c486 if (tv_enc->pin_mask & 0x4) in nv17_tv_update_properties()
488 else if (tv_enc->pin_mask & 0x2) in nv17_tv_update_properties()
/openbmc/qemu/hw/gpio/
H A Daspeed_gpio.c356 uint32_t pin_mask = 1 << pin; in aspeed_gpio_get_pin_level() local
360 return !!(reg_val & pin_mask); in aspeed_gpio_get_pin_level()
367 uint32_t pin_mask = 1 << pin; in aspeed_gpio_set_pin_level() local
370 value |= pin_mask; in aspeed_gpio_set_pin_level()
372 value &= ~pin_mask; in aspeed_gpio_set_pin_level()
/openbmc/linux/drivers/pinctrl/
H A Dpinctrl-st.c1102 u32 pin_mask = pc->rt_pin_mask; in st_pctl_dt_setup_retime_dedicated() local
1105 if (BIT(j) & pin_mask) { in st_pctl_dt_setup_retime_dedicated()