Home
last modified time | relevance | path

Searched refs:phy_base (Results 1 – 25 of 54) sorted by relevance

123

/openbmc/u-boot/arch/arm/mach-uniphier/dram/
H A Dumc-pxs2.c63 tmp = readl(phy_base + MPHY_PGCR0); in ddrphy_fifo_reset()
65 writel(tmp, phy_base + MPHY_PGCR0); in ddrphy_fifo_reset()
70 writel(tmp, phy_base + MPHY_PGCR0); in ddrphy_fifo_reset()
79 tmp = readl(phy_base + MPHY_PGCR1); in ddrphy_vt_ctrl()
86 writel(tmp, phy_base + MPHY_PGCR1); in ddrphy_vt_ctrl()
100 ddrphy_vt_ctrl(phy_base, 0); in ddrphy_dqs_delay_fixup()
112 ddrphy_vt_ctrl(phy_base, 1); in ddrphy_dqs_delay_fixup()
207 zq_base = phy_base + MPHY_ZQ_BASE; in ddrphy_init()
564 ddrphy_dram_init(phy_base); in umc_ch_init()
574 ret = ddrphy_training(phy_base); in umc_ch_init()
[all …]
H A Dddrphy-ld4.c48 writel(0x0300c473, phy_base + PHY_PGCR1); in uniphier_ld4_ddrphy_init()
49 writel(ddrphy_ptr0[freq_e], phy_base + PHY_PTR0); in uniphier_ld4_ddrphy_init()
51 writel(0x00083DEF, phy_base + PHY_PTR2); in uniphier_ld4_ddrphy_init()
54 writel(0xF004001A, phy_base + PHY_DSGCR); in uniphier_ld4_ddrphy_init()
57 tmp = readl(phy_base + PHY_DXCCR); in uniphier_ld4_ddrphy_init()
60 writel(tmp, phy_base + PHY_DXCCR); in uniphier_ld4_ddrphy_init()
62 writel(0x0000040B, phy_base + PHY_DCR); in uniphier_ld4_ddrphy_init()
66 writel(ddrphy_mr0[freq_e], phy_base + PHY_MR0); in uniphier_ld4_ddrphy_init()
67 writel(0x00000006, phy_base + PHY_MR1); in uniphier_ld4_ddrphy_init()
68 writel(ddrphy_mr2[freq_e], phy_base + PHY_MR2); in uniphier_ld4_ddrphy_init()
[all …]
H A Dddrphy-training.c21 void ddrphy_prepare_training(void __iomem *phy_base, int rank) in ddrphy_prepare_training() argument
23 void __iomem *dx_base = phy_base + PHY_DX_BASE; in ddrphy_prepare_training()
37 tmp = readl(phy_base + PHY_DTCR); in ddrphy_prepare_training()
46 writel(tmp, phy_base + PHY_DTCR); in ddrphy_prepare_training()
107 int ddrphy_training(void __iomem *phy_base) in ddrphy_training() argument
123 writel(init_flag, phy_base + PHY_PIR); in ddrphy_training()
131 pgsr0 = readl(phy_base + PHY_PGSR0); in ddrphy_training()
H A Dcmd_ddrmphy.c73 void __iomem *phy_base, *dx_base; in dump_loop() local
77 phy_base = ioremap(param->phy[phy].base, SZ_4K); in dump_loop()
78 dx_base = phy_base + MPHY_DX_BASE; in dump_loop()
87 iounmap(phy_base); in dump_loop()
93 void __iomem *phy_base, *zq_base; in zq_dump() local
102 zq_base = phy_base + MPHY_ZQ_BASE; in zq_dump()
123 iounmap(phy_base); in zq_dump()
236 void __iomem *reg = phy_base + ofst; \
242 void __iomem *phy_base; in reg_dump() local
251 ptr_to_uint(phy_base)); in reg_dump()
[all …]
H A Dcmd_ddrphy.c88 void __iomem *phy_base, *dx_base; in dump_loop() local
92 phy_base = ioremap(param->phy[phy].base, SZ_4K); in dump_loop()
93 dx_base = phy_base + PHY_DX_BASE; in dump_loop()
102 iounmap(phy_base); in dump_loop()
203 { int ofst = PHY_ ## x; void __iomem *reg = phy_base + ofst; \
211 void __iomem *reg = phy_base + ofst; \
218 void __iomem *phy_base; in reg_dump() local
224 phy_base = ioremap(param->phy[phy].base, SZ_4K); in reg_dump()
227 phy, ptr_to_uint(phy_base)); in reg_dump()
260 iounmap(phy_base); in reg_dump()
H A Dddrphy-init.h12 int uniphier_ld4_ddrphy_init(void __iomem *phy_base, int freq, bool ddr3plus);
13 void ddrphy_prepare_training(void __iomem *phy_base, int rank);
14 int ddrphy_training(void __iomem *phy_base);
H A Dumc-pro4.c134 void __iomem *phy_base = dc_base + 0x00001000; in umc_ch_init() local
146 ret = uniphier_ld4_ddrphy_init(phy_base, freq, ddr3plus); in umc_ch_init()
150 ddrphy_prepare_training(phy_base, phy); in umc_ch_init()
151 ret = ddrphy_training(phy_base); in umc_ch_init()
155 phy_base += 0x00001000; in umc_ch_init()
H A Dumc-ld4.c147 void __iomem *phy_base = dc_base + 0x00001000; in umc_ch_init() local
156 ret = uniphier_ld4_ddrphy_init(phy_base, freq, ddr3plus); in umc_ch_init()
160 ddrphy_prepare_training(phy_base, umc_get_rank(ch)); in umc_ch_init()
161 ret = ddrphy_training(phy_base); in umc_ch_init()
H A Dumc-sld8.c150 void __iomem *phy_base = dc_base + 0x00001000; in umc_ch_init() local
159 ret = uniphier_ld4_ddrphy_init(phy_base, freq, ddr3plus); in umc_ch_init()
163 ddrphy_prepare_training(phy_base, umc_get_rank(ch)); in umc_ch_init()
164 ret = ddrphy_training(phy_base); in umc_ch_init()
/openbmc/linux/drivers/phy/rockchip/
H A Dphy-rockchip-inno-csidphy.c133 void __iomem *phy_base; member
244 priv->phy_base + drv_data->pwrctl_offset); in rockchip_inno_csidphy_power_on()
255 priv->phy_base + drv_data->pwrctl_offset); in rockchip_inno_csidphy_power_on()
260 priv->phy_base + CSIDPHY_CTRL_DIG_RST); in rockchip_inno_csidphy_power_on()
262 priv->phy_base + CSIDPHY_CTRL_DIG_RST); in rockchip_inno_csidphy_power_on()
270 priv->phy_base + drv_data->calib_offset + in rockchip_inno_csidphy_power_on()
274 priv->phy_base + drv_data->calib_offset + in rockchip_inno_csidphy_power_on()
298 priv->phy_base + CSIDPHY_CTRL_LANE_ENABLE); in rockchip_inno_csidphy_power_off()
305 priv->phy_base + drv_data->pwrctl_offset); in rockchip_inno_csidphy_power_off()
428 if (IS_ERR(priv->phy_base)) in rockchip_inno_csidphy_probe()
[all …]
H A Dphy-rockchip-usb.c459 struct rockchip_usb_phy_base *phy_base; in rockchip_usb_phy_probe() local
465 phy_base = devm_kzalloc(dev, sizeof(*phy_base), GFP_KERNEL); in rockchip_usb_phy_probe()
466 if (!phy_base) in rockchip_usb_phy_probe()
475 phy_base->pdata = match->data; in rockchip_usb_phy_probe()
477 phy_base->dev = dev; in rockchip_usb_phy_probe()
478 phy_base->reg_base = ERR_PTR(-ENODEV); in rockchip_usb_phy_probe()
480 phy_base->reg_base = syscon_node_to_regmap( in rockchip_usb_phy_probe()
482 if (IS_ERR(phy_base->reg_base)) in rockchip_usb_phy_probe()
485 if (IS_ERR(phy_base->reg_base)) { in rockchip_usb_phy_probe()
487 return PTR_ERR(phy_base->reg_base); in rockchip_usb_phy_probe()
[all …]
/openbmc/linux/drivers/phy/marvell/
H A Dphy-berlin-sata.c63 u32 phy_base; member
67 u32 phy_base, u32 reg, u32 mask, u32 val) in phy_berlin_sata_reg_setbits() argument
72 writel(phy_base + reg, ctrl_reg + PORT_VSR_ADDR); in phy_berlin_sata_reg_setbits()
105 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x01, in phy_berlin_sata_power_on()
110 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x25, in phy_berlin_sata_power_on()
114 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x23, in phy_berlin_sata_power_on()
118 phy_berlin_sata_reg_setbits(ctrl_reg, priv->phy_base, 0x02, in phy_berlin_sata_power_on()
225 priv->phy_base = BG2_PHY_BASE; in phy_berlin_sata_probe()
227 priv->phy_base = BG2Q_PHY_BASE; in phy_berlin_sata_probe()
/openbmc/linux/drivers/clk/ux500/
H A Dclk-prcc.c95 resource_size_t phy_base, in clk_reg_prcc() argument
113 clk->base = ioremap(phy_base, SZ_4K); in clk_reg_prcc()
143 resource_size_t phy_base, in clk_reg_prcc_pclk() argument
147 return clk_reg_prcc(name, parent_name, phy_base, cg_sel, flags, in clk_reg_prcc_pclk()
153 resource_size_t phy_base, in clk_reg_prcc_kclk() argument
157 return clk_reg_prcc(name, parent_name, phy_base, cg_sel, flags, in clk_reg_prcc_kclk()
H A Dclk.h20 resource_size_t phy_base,
26 resource_size_t phy_base,
H A Dreset-prcc.h17 u32 phy_base[CLKRST_MAX]; member
H A Dreset-prcc.c166 ur->base[i] = ioremap(ur->phy_base[i], SZ_4K); in u8500_prcc_reset_init()
169 i, ur->phy_base[i]); in u8500_prcc_reset_init()
/openbmc/u-boot/drivers/usb/host/
H A Dxhci-exynos5.c37 fdt_addr_t phy_base; member
80 plat->phy_base = fdtdec_get_addr(blob, node, "reg"); in xhci_usb_ofdata_to_platdata()
81 if (plat->phy_base == FDT_ADDR_T_NONE) { in xhci_usb_ofdata_to_platdata()
212 ctx->usb3_phy = (struct exynos_usb3_phy *)plat->phy_base; in xhci_usb_probe()
H A Dehci-exynos.c30 fdt_addr_t phy_base; member
71 plat->phy_base = fdtdec_get_addr(blob, node, "reg"); in ehci_usb_ofdata_to_platdata()
72 if (plat->phy_base == FDT_ADDR_T_NONE) { in ehci_usb_ofdata_to_platdata()
220 ctx->usb = (struct exynos_usb_phy *)plat->phy_base; in ehci_usb_probe()
/openbmc/linux/drivers/phy/ti/
H A Dphy-omap-usb2.c57 void __iomem *phy_base; member
240 val = omap_usb_readl(phy->phy_base, USB2PHY_ANA_CONFIG1); in omap_usb_init()
242 omap_usb_writel(phy->phy_base, USB2PHY_ANA_CONFIG1, val); in omap_usb_init()
246 val = omap_usb_readl(phy->phy_base, USB2PHY_CHRG_DET); in omap_usb_init()
249 omap_usb_writel(phy->phy_base, USB2PHY_CHRG_DET, val); in omap_usb_init()
405 phy->phy_base = devm_platform_ioremap_resource(pdev, 0); in omap_usb2_probe()
406 if (IS_ERR(phy->phy_base)) in omap_usb2_probe()
407 return PTR_ERR(phy->phy_base); in omap_usb2_probe()
/openbmc/u-boot/drivers/phy/
H A Domap-usb2-phy.c35 void *phy_base; member
139 val = readl(priv->phy_base + USB2PHY_ANA_CONFIG1); in omap_usb2_phy_init()
141 writel(val, priv->phy_base + USB2PHY_ANA_CONFIG1); in omap_usb2_phy_init()
186 priv->phy_base = (void *)base; in omap_usb2_phy_probe()
/openbmc/linux/drivers/pci/controller/dwc/
H A Dpcie-artpec6.c35 void __iomem *phy_base; /* DT phy */ member
162 val = readl(artpec6_pcie->phy_base + PHY_STATUS); in artpec6_pcie_wait_for_phy_a6()
190 phy_status_tx = readw(artpec6_pcie->phy_base + PHY_TX_ASIC_OUT); in artpec6_pcie_wait_for_phy_a7()
191 phy_status_rx = readw(artpec6_pcie->phy_base + PHY_RX_ASIC_OUT); in artpec6_pcie_wait_for_phy_a7()
410 artpec6_pcie->phy_base = in artpec6_pcie_probe()
412 if (IS_ERR(artpec6_pcie->phy_base)) in artpec6_pcie_probe()
413 return PTR_ERR(artpec6_pcie->phy_base); in artpec6_pcie_probe()
/openbmc/linux/drivers/ata/
H A Dsata_highbank.c57 void __iomem *phy_base; member
219 writel(CPHY_MAP(dev, addr), port_data[sata_port].phy_base + 0x800); in __combo_phy_reg_read()
220 data = readl(port_data[sata_port].phy_base + CPHY_ADDR(addr)); in __combo_phy_reg_read()
229 writel(CPHY_MAP(dev, addr), port_data[sata_port].phy_base + 0x800); in __combo_phy_reg_write()
230 writel(data, port_data[sata_port].phy_base + CPHY_ADDR(addr)); in __combo_phy_reg_write()
261 if (unlikely(port_data[sata_port].phy_base == NULL)) in highbank_cphy_disable_overrides()
316 if (unlikely(port_data[sata_port].phy_base == NULL)) in highbank_cphy_override_lane()
358 port_data[port].phy_base = cphy_base[phy]; in highbank_initialize_phys()
/openbmc/linux/arch/arm/mach-ux500/
H A Dpm.c176 void __init ux500_pm_init(u32 phy_base, u32 size) in ux500_pm_init() argument
180 prcmu_base = ioremap(phy_base, size); in ux500_pm_init()
/openbmc/linux/drivers/hid/amd-sfh-hid/sfh1_1/
H A Damd_sfh_init.c293 u32 phy_base = readl(mp2->mmio + AMD_C2P_MSG(22)); in amd_sfh1_1_init() local
298 phy_base <<= 21; in amd_sfh1_1_init()
299 if (!devm_request_mem_region(dev, phy_base, 128 * 1024, "amd_sfh")) { in amd_sfh1_1_init()
304 mp2->vsbase = devm_ioremap(dev, phy_base, 128 * 1024); in amd_sfh1_1_init()
/openbmc/linux/include/linux/platform_data/
H A Darm-ux500-pm.h18 void ux500_pm_init(u32 phy_base, u32 size);

123