Home
last modified time | relevance | path

Searched refs:pcwbits (Results 1 – 25 of 27) sorted by relevance

12

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-pll.c43 int pcwbits = pll->data->pcwbits; in __mtk_pll_recalc_rate() local
51 if (pcwbits > ibits) in __mtk_pll_recalc_rate()
52 pcwfbits = pcwbits - ibits; in __mtk_pll_recalc_rate()
113 val &= ~GENMASK(pll->data->pcw_shift + pll->data->pcwbits - 1, in mtk_pll_set_rate_regs()
168 _pcw = ((u64)freq << val) << (pll->data->pcwbits - ibits); in mtk_pll_calc_values()
197 pcw &= GENMASK(pll->data->pcwbits - 1, 0); in mtk_pll_recalc_rate()
H A Dclk-mt8195-apusys_pll.c38 .pcwbits = MT8195_PCW_BITS, \
H A Dclk-mt7986-apmixed.c30 .pcwbits = _pcwbits, .pd_reg = _pd_reg, .pd_shift = _pd_shift, \
H A Dclk-mt8135-apmixedsys.c29 .pcwbits = _pcwbits, \
H A Dclk-mt7981-apmixed.c32 .pcwbits = _pcwbits, .pd_reg = _pd_reg, .pd_shift = _pd_shift, \
H A Dclk-pll.h42 int pcwbits; member
H A Dclk-mt8516-apmixedsys.c34 .pcwbits = _pcwbits, \
H A Dclk-mt8167-apmixedsys.c33 .pcwbits = _pcwbits, \
H A Dclk-mt8188-apmixedsys.c46 .pcwbits = _pcwbits, \
H A Dclk-mt7622-apmixedsys.c31 .pcwbits = _pcwbits, \
H A Dclk-mt2712-apmixedsys.c33 .pcwbits = _pcwbits, \
H A Dclk-mt8365-apmixedsys.c32 .pcwbits = _pcwbits, \
H A Dclk-mt8186-apmixedsys.c32 .pcwbits = _pcwbits, \
H A Dclk-mt8183-apmixedsys.c68 .pcwbits = _pcwbits, \
H A Dclk-mt8192-apmixedsys.c49 .pcwbits = _pcwbits, \
H A Dclk-mt8173-apmixedsys.c35 .pcwbits = _pcwbits, \
H A Dclk-mt6795-apmixedsys.c36 .pcwbits = _pcwbits, \
H A Dclk-mt8195-apmixedsys.c47 .pcwbits = _pcwbits, \
H A Dclk-mt7629.c34 .pcwbits = _pcwbits, \
H A Dclk-mt6797.c610 .pcwbits = _pcwbits, \
H A Dclk-mt6779.c1159 .pcwbits = _pcwbits, \
H A Dclk-mt6765.c683 .pcwbits = _pcwbits, \
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mtk.c85 int pcwbits = pll->pcwbits; in __mtk_pll_recalc_rate() local
91 pcwfbits = pcwbits > INTEGER_BITS ? pcwbits - INTEGER_BITS : 0; in __mtk_pll_recalc_rate()
130 val &= ~GENMASK(pll->pcw_shift + pll->pcwbits - 1, pll->pcw_shift); in mtk_pll_set_rate_regs()
167 _pcw = ((u64)freq << val) << (pll->pcwbits - INTEGER_BITS); in mtk_pll_calc_values()
196 pcw &= GENMASK(pll->pcwbits - 1, 0); in mtk_apmixedsys_get_rate()
H A Dclk-mtk.h39 int pcwbits; member
H A Dclk-mt7629.c40 .pcwbits = _pcwbits, \

12