Home
last modified time | relevance | path

Searched refs:pcc_base (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-imx/mx7ulp/
H A Dpcc.c88 reg = pcc_arrays[clk].pcc_base + pcc_arrays[clk].pcc_slot * 4; in pcc_clock_enable()
137 reg = pcc_arrays[clk].pcc_base + pcc_arrays[clk].pcc_slot * 4; in pcc_clock_sel()
173 reg = pcc_arrays[clk].pcc_base + pcc_arrays[clk].pcc_slot * 4; in pcc_clock_div_config()
203 reg = pcc_arrays[clk].pcc_base + pcc_arrays[clk].pcc_slot * 4; in pcc_clock_is_enable()
226 reg = pcc_arrays[clk].pcc_base + pcc_arrays[clk].pcc_slot * 4; in pcc_clock_get_clksrc()
268 reg = pcc_arrays[clk].pcc_base + pcc_arrays[clk].pcc_slot * 4; in pcc_clock_get_rate()
/openbmc/u-boot/arch/arm/include/asm/arch-mx7ulp/
H A Dpcc.h360 u32 pcc_base; member
/openbmc/qemu/target/ppc/
H A Dcpu_init.c6160 uint32_t pcc_base = pcc->pvr & CPU_POWERPC_POWER_SERVER_MASK; in ppc_pvr_match_power7() local
6171 if (base != pcc_base) { in ppc_pvr_match_power7()
6322 uint32_t pcc_base = pcc->pvr & CPU_POWERPC_POWER_SERVER_MASK; in ppc_pvr_match_power8() local
6335 if (base != pcc_base) { in ppc_pvr_match_power8()
6517 uint32_t pcc_base = pcc->pvr & CPU_POWERPC_POWER_SERVER_MASK; in ppc_pvr_match_power9() local
6525 if (base != pcc_base) { in ppc_pvr_match_power9()
6629 uint32_t pcc_base = pcc->pvr & CPU_POWERPC_POWER_SERVER_MASK; in ppc_pvr_match_power10() local
6637 if (base != pcc_base) { in ppc_pvr_match_power10()
6692 uint32_t pcc_base = pcc->pvr & CPU_POWERPC_POWER_SERVER_MASK; in ppc_pvr_match_power11() local
6698 if (base != pcc_base) { in ppc_pvr_match_power11()