Home
last modified time | relevance | path

Searched refs:outb (Results 1 – 25 of 65) sorted by relevance

123

/openbmc/u-boot/arch/x86/lib/
H A Di8259.c27 outb(0xff, MASTER_PIC + IMR); in i8259_init()
28 outb(0xff, SLAVE_PIC + IMR); in i8259_init()
34 outb(ICW1_SEL | ICW1_EICW4, MASTER_PIC + ICW1); in i8259_init()
35 outb(0x20, MASTER_PIC + ICW2); in i8259_init()
36 outb(IR2, MASTER_PIC + ICW3); in i8259_init()
37 outb(ICW4_PM, MASTER_PIC + ICW4); in i8259_init()
40 outb(OCW2_SEOI | i, MASTER_PIC + OCW2); in i8259_init()
46 outb(ICW1_SEL | ICW1_EICW4, SLAVE_PIC + ICW1); in i8259_init()
47 outb(0x28, SLAVE_PIC + ICW2); in i8259_init()
48 outb(0x02, SLAVE_PIC + ICW3); in i8259_init()
[all …]
H A Di8254.c22 outb(countdown & 0xff, PIT_BASE + PIT_T2); in i8254_set_beep_freq()
23 outb((countdown >> 8) & 0xff, PIT_BASE + PIT_T2); in i8254_set_beep_freq()
33 outb(PIT_CMD_CTR1 | PIT_CMD_LOW | PIT_CMD_MODE2, in i8254_init()
35 outb(TIMER1_VALUE, PIT_BASE + PIT_T1); in i8254_init()
42 outb(PIT_CMD_CTR2 | PIT_CMD_BOTH | PIT_CMD_MODE3, in i8254_init()
55 outb(PIT_CMD_CTR2 | PIT_CMD_BOTH | PIT_CMD_MODE3, in i8254_enable_beep()
H A Dearly_cmos.c19 outb(addr, CMOS_IO_PORT); in cmos_read8()
/openbmc/u-boot/drivers/misc/
H A Dnuvoton_nct6102d.c13 outb(reg, NCT_EFER); in superio_outb()
14 outb(val, NCT_EFDR); in superio_outb()
19 outb(reg, NCT_EFER); in superio_inb()
25 outb(NCT_ENTRY_KEY, NCT_EFER); /* Enter extended function mode */ in superio_enter()
26 outb(NCT_ENTRY_KEY, NCT_EFER); /* Again according to manual */ in superio_enter()
38 outb(NCT_EXIT_KEY, NCT_EFER); /* Leave extended function mode */ in superio_exit()
H A Dsmsc_sio1007.c13 outb(reg, port); in sio1007_read()
20 outb(reg, port); in sio1007_write()
21 outb(val, port + 1); in sio1007_write()
35 outb(0x55, port); in sio1007_enable_serial()
49 outb(0xaa, port); in sio1007_enable_serial()
55 outb(0x55, port); in sio1007_enable_runtime()
64 outb(0xaa, port); in sio1007_enable_runtime()
79 outb(0x55, port); in sio1007_gpio_config()
87 outb(0xaa, port); in sio1007_gpio_config()
124 outb(data, port + reg); in sio1007_gpio_set_value()
H A Dali512x.c44 outb(index, ALI_INDEX); in ali_write()
45 outb(value, ALI_DATA); in ali_write()
51 outb(index, ALI_INDEX);
57 outb(0x51, ALI_INDEX); \
58 outb(0x23, ALI_INDEX)
62 outb(0xbb, ALI_INDEX)
376 outb(reg, ALI_CIO_INDEX); /* select I/O register */ in ali512x_cio_out()
383 outb(data, ALI_CIO_DATA); in ali512x_cio_out()
397 outb(reg, ALI_CIO_INDEX); /* select I/O register */ in ali512x_cio_in()
H A Dwinbond_w83627.c18 outb(WINBOND_ENTRY_KEY, port); in pnp_enter_conf_state()
19 outb(WINBOND_ENTRY_KEY, port); in pnp_enter_conf_state()
27 outb(WINBOND_EXIT_KEY, port); in pnp_exit_conf_state()
H A Dcros_ec_lpc.c60 outb(*d, EC_LPC_ADDR_HOST_PACKET + i); in cros_ec_lpc_packet()
63 outb(EC_COMMAND_PROTOCOL_3, EC_LPC_ADDR_HOST_CMD); in cros_ec_lpc_packet()
114 outb(*d, args_addr + i); in cros_ec_lpc_command()
119 outb(*d, param_addr + i); in cros_ec_lpc_command()
123 outb(cmd, cmd_addr); in cros_ec_lpc_command()
H A Dsmsc_lpc47m.c14 outb(0x55, port); in pnp_enter_conf_state()
21 outb(0xaa, port); in pnp_exit_conf_state()
/openbmc/u-boot/drivers/i2c/
H A Dintel_i2c.c112 outb(((dev & 0x7f) << 1) | 1, base + SMBXMITADD); in smbus_block_read()
114 outb(offset & 0xff, base + SMBHSTCMD); in smbus_block_read()
116 outb((inb(base + SMBHSTCTL) & (~(0x7) << 2)) | (0x5 << 2), in smbus_block_read()
119 outb(inb(base + SMBHSTSTAT), base + SMBHSTSTAT); in smbus_block_read()
122 outb((inb(base + SMBHSTCTL) | SMBHSTCNT_START), base + SMBHSTCTL); in smbus_block_read()
172 outb(((dev & 0x7f) << 1) & ~0x01, base + SMBXMITADD); in smbus_block_write()
174 outb(offset, base + SMBHSTCMD); in smbus_block_write()
176 outb((inb(base + SMBHSTCTL) & (~(0x7) << 2)) | (0x5 << 2), in smbus_block_write()
179 outb(inb(base + SMBHSTSTAT), base + SMBHSTSTAT); in smbus_block_write()
182 outb(len, base + SMBHSTDAT0); in smbus_block_write()
[all …]
/openbmc/u-boot/board/imgtec/malta/
H A Dsuperio.c52 outb(SIOCONF_ENTER_SETUP, SIO_CONF_PORT); in malta_superio_init()
56 outb(sio_config[i].key, SIO_CONF_PORT); in malta_superio_init()
57 outb(sio_config[i].data, SIO_DATA_PORT); in malta_superio_init()
61 outb(SIOCONF_EXIT_SETUP, SIO_CONF_PORT); in malta_superio_init()
/openbmc/u-boot/drivers/net/
H A Drtl8139.c253 outb(0x00, ioaddr + Config1); in rtl8139_probe()
299 outb(EE_ENB & ~EE_CS, ee_addr); in read_eeprom()
300 outb(EE_ENB, ee_addr); in read_eeprom()
306 outb(EE_ENB | dataval, ee_addr); in read_eeprom()
308 outb(EE_ENB | dataval | EE_SHIFT_CLK, ee_addr); in read_eeprom()
311 outb(EE_ENB, ee_addr); in read_eeprom()
315 outb(EE_ENB | EE_SHIFT_CLK, ee_addr); in read_eeprom()
318 outb(EE_ENB, ee_addr); in read_eeprom()
323 outb(~EE_CS, ee_addr); in read_eeprom()
350 outb(CmdReset, ioaddr + ChipCmd); in rtl_reset()
[all …]
/openbmc/u-boot/board/renesas/ecovec/
H A Decovec.c27 outb((inb(PGDR) & ~0x0F) | (led & 0x0F), PGDR); in debug_led()
82 outb((inb(PADR) & ~0x02) | 0x02, PADR); in board_init()
88 outb((inb(PBDR) & ~0x10) | 0x10, PBDR); in board_init()
/openbmc/u-boot/arch/x86/include/asm/
H A Dpnp_def.h38 outb(reg, port); in pnp_write_config()
39 outb(value, port + 1); in pnp_write_config()
46 outb(reg, port); in pnp_read_config()
H A Dpost.h44 outb %al, $POST_PORT
50 outb(code, POST_PORT); in post_code()
/openbmc/u-boot/arch/x86/cpu/qemu/
H A Ddram.c16 outb(HIGH_RAM_ADDR, CMOS_ADDR_PORT); in dram_init()
18 outb(LOW_RAM_ADDR, CMOS_ADDR_PORT); in dram_init()
/openbmc/u-boot/arch/microblaze/include/asm/
H A Dio.h49 #define outb(x, addr) ((void)writeb(x, addr)) macro
58 #define out_8(addr, x) outb(x, addr)
63 #define outb_p(val, port) outb((val), (port))
108 outb(*p++, port); in io_outsb()
/openbmc/qemu/tests/qtest/migration/i386/
H A Da-b-bootblock.S48 outb %al, $0x92
60 outb %al,%dx
87 outb %al,%dx
102 outb %al,$ACPI_PORT_SMI_CMD
/openbmc/u-boot/drivers/pcmcia/
H A Dmarubun_pcmcia.c86 outb(0x00,(CONFIG_SYS_MARUBUN_MW2 + 0x206)); in pcmcia_on()
87 outb(0x42,(CONFIG_SYS_MARUBUN_MW2 + 0x200)); in pcmcia_on()
/openbmc/u-boot/arch/x86/cpu/intel_common/
H A Dcpu.c106 outb(0x0, IO_PORT_RESET); in cpu_set_flex_ratio_to_tdp_nominal()
107 outb(SYS_RST | RST_CPU, IO_PORT_RESET); in cpu_set_flex_ratio_to_tdp_nominal()
/openbmc/u-boot/drivers/timer/
H A Dtsc_timer.c269 outb((inb(0x61) & ~0x02) | 0x01, 0x61); in quick_pit_calibrate()
280 outb(0xb0, 0x43); in quick_pit_calibrate()
283 outb(0xff, 0x42); in quick_pit_calibrate()
284 outb(0xff, 0x42); in quick_pit_calibrate()
/openbmc/u-boot/test/dm/
H A Dpci.c71 outb(2, io_addr); in dm_test_pci_swapcase()
92 outb(2, io_addr); in dm_test_pci_swapcase()
153 outb(2, io_addr); in dm_test_pci_mixed()
177 outb(2, io_addr); in dm_test_pci_mixed()
/openbmc/qemu/tests/qtest/
H A Dfdc-test.c87 outb(FLOPPY_BASE + reg_fifo, byte); in floppy_send()
261 outb(base + 0, reg); in cmos_read()
500 outb(FLOPPY_BASE + reg_dor, inb(FLOPPY_BASE + reg_dor) & ~0x08); in test_read_no_dma_1()
510 outb(FLOPPY_BASE + reg_dor, inb(FLOPPY_BASE + reg_dor) & ~0x08); in test_read_no_dma_18()
520 outb(FLOPPY_BASE + reg_dor, inb(FLOPPY_BASE + reg_dor) & ~0x08); in test_read_no_dma_19()
545 outb(FLOPPY_BASE + reg, val); in fuzz_registers()
/openbmc/openbmc-test-automation/oem/nuvoton/
H A Dtest_ipmi_flash.robot105 OS Execute Command outb 0x4e 0x07
106 OS Execute Command outb 0x4f 0x0f
108 OS Execute Command outb 0x4e 0xf4
113 OS Execute Command outb 0x4e 0xf5
117 OS Execute Command outb 0x4e 0xf6
121 OS Execute Command outb 0x4e 0xf7
/openbmc/qemu/tests/multiboot/
H A Dlibc.h51 static inline void outb(uint16_t port, uint8_t data) in outb() function

123